List of Messages |
CAUSE: You have turned on the Verilog Value Change Dump File (.vcd) script generation option on a simulation tool that does not support it.
ACTION: Either turn off the VCD script generation option or choose a simulation tool that supports this option.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.