List of Messages |
CAUSE: You have turned on the Verilog Value Change Dump File (.vcd) script generation option but did not specify the VCD testbench design instance path.
ACTION: Either turn off the VCD script generation option or specify a VCD testbench design instance path.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.