List of Messages |
CAUSE: The external board delay is larger than the specified time which exceeds the 6 ns board delay limit. This condition may prevent the PLL from locking the phase of the clocks.
ACTION: Verify the external board delay.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.