List of Messages |
CAUSE: Too many I/O or reg-to-reg timing paths do not have setup or max timing requirements.
ACTION: Check that all input/output/bidir pins and cross-clock domain registers have setup or maximum timing assignments.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.