List of Messages |
module test2 (input data, output out); wire tribuf, gnd; assign gnd = 1'b0; assign tribuf = gnd ? data : 1'bz; OPNDRN my_opndrn(tribuf, out); endmoduleHere, the always-disabled tri-state buffer tribuf is feeding an open-drain buffer, and hence is converted into VCC.
ACTION: To remove this warning, remove the always-disabled tri-state buffer from the design.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.