List of Messages |
CAUSE: You turned on the Auto Shift Register Replacement logic option. You also specified a Formal Verification tool in the Tool Name box on the Formal Verification page of the EDA Settings page of the Settings dialog box. Analysis & Synthesis tried to infer an altshift_taps megafunction with the specified NUMBER_OF_TAPS, TAP_DISTANCE, and WIDTH parameter values from the specified logic in the current design. However, shift register inference using the altshift_taps megafunction is not supported in formal verification mode. As a result, no shift register has been created using the altshift_taps megafunction.
ACTION: If you want Analysis & Synthesis to convert shift register logic into an altshift_taps megafunction when compiling in formal verification mode, treat the corresponding logic as a black box or instantiate the shift register using the corresponding megafunction. Note that if you treat the shift register logic as a black box in an entity and the entity is parameterized, you must create a wrapper entity that does not contain parameters. Otherwise, no action is required.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.