List of Messages |
CAUSE: The specified transceiver phase-locked loop (PLL) is using the xN transmitter clock network to feed one or more transmitter channels outside of its transceiver bank at a high data rate.
ACTION: To avoid using the xN transmitter clock network, modify the transmitter PLL to use PLL feedback compensation bonding instead.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.