List of Messages |
CAUSE: The specified signal uses the LPCLK clock network, but due to the large clock skew the LPCLK network cannot accept the PLD_TX_CLK or PLD_RX_CLK signals.
ACTION: Assign a different global clock network to the specified signal in the Assignment Editor.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.