List of Messages |
CAUSE: Core clock source does not have the same 0ppm source with respect to the physical coding sublayer (PCS) internal clock.
ACTION: Ensure that the core clock source has the same 0ppm source with respect to the PCS internal clock. For more information, refer to the Stratix V Device Handbook.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.