| List of Messages | |
CAUSE: The specified I/O pin is powered down when the pllenable signal is de-asserted on the specified XGMII state machine atom. This behavior is not supported in simulation and is allowed because you turned on the corresponding logic option.
ACTION: No action is required. To avoid receiving this message in the future, modify the design to remove the pllenable signal.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.