List of Messages
Parent topic: List of Messages

ID:186133 I/O pin "<name>" placed at pin location <name> powers down when all rxanalogreset signals are simultaneously asserted on XGMII state machine atom "<name>"

CAUSE: The specified I/O pin is powered down when all the rxanalogreset signals are simultaneously asserted on the specified XGMII state machine atom. This behavior is not supported in simulation and is allowed because you turned on the corresponding logic option.

ACTION: No action is required. To avoid receiving this message in the future, modify the design to remove the rxanalogreset signals.

Parent topic: List of Messages

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.