List of Messages |
CAUSE: You specified the output clock frequency and the specified I/O standard for the specified output pin, which is an external output clock of the specified PLL. However, the output clock frequency is higher than the maximum output clock frequency the target device can support for the I/O standard.
ACTION: Modify the design so that the output frequency of the PLL is less than the maximum frequency.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.