List of Messages |
CAUSE: You assigned a different differential I/O standard to the specified pin driving the clock input pin of the specified fast PLL. The specified pin must have the same I/O standard as the other differential I/O pins driven by the PLL.
ACTION: Change the I/O standard assignments so that all the differential I/O pins driven by the specified fast PLL, as well as the clock input pin of the fast PLL, have the same I/O standard.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.