List of Messages |
CAUSE: For the specified fast PLL, the comparator input port is not synchronized to the core clock. This may result in unacceptable performance.
ACTION: Synchronize the comparator input port of the fast PLL with the core clock by using the MegaWizard Plug-In Manager to turn on the Add extra register for rx_data_align input option of the altlvds_rx megafunction.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.