List of Messages |
CAUSE: The clocks of a group of DQS I/O pins and their corresponding DQ I/O pins are driven by different PLLs. This is legal, but for best results, all clocks should be driven by the same PLL.
ACTION: No action required. To avoid receiving this message in the future, modify the design so the same PLL drives all clocks in the group.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.