List of Messages |
CAUSE: You assigned the specified input or bidirectional pin to the specified VREF pad and assigned the Decrease Input Delay to Internal Cells logic option to the pin. The target device cannot support the pin because VREF pads do not support the Decrease Input Delay to Internal Cells logic option.
ACTION: Delete the location assignment or the Decrease Input Delay to Internal Cells logic option assignment to the pin.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.