List of Messages |
CAUSE: You assigned the Decrease Input Delay from Pin to Internal Cells logic option to the specified input or bidirectional pin. You also made one or more Decrease Input Delay from Pin to Internal Cells or Global Signal logic option assignments to all of its fan-outs. However, these assignments are not compatible. As a result, the Fitter ignored the Decrease Input Delay to Internal Cells logic option assignment to the pin.
ACTION: Delete the assignment to the pin.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.