List of Messages
Parent topic: List of Messages

ID:186435 Ignored Decrease Input Delay to Internal Cells logic option assignment (setting = <name>) to input or bidirectional pin "<name>" because all of its fan-outs already have assignments of a different delay value (setting = <name>)

CAUSE: You assigned the Decrease Input Delay to Internal Cells logic option to the specified input or bidirectional pin. You also made one or more Decrease Input Delay to Internal Cells logic option assignments to all of its fan-outs. However, these assignments do not agree with one another, and as a result, the Fitter ignored this assignment.

ACTION: Delete this assignment.

Parent topic: List of Messages

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.