List of Messages
Parent topic: List of Messages

ID:186434 Too many Decrease Input Delay to Internal Cells logic option assignments to input pin "<name>" and its fan-outs because pin uses input register -- honoring only one assignment (setting = <name>)

CAUSE: You made more than one Decrease Input Delay to Internal Cells logic option assignments to the specified input pin and its fan-outs. However, the target device can support only one of these assignments because pin uses input register. The Fitter is arbitrarily honoring one assignment and ignoring the rest.

ACTION: Delete some assignments so that there are no more than one Decrease Input Delay to Internal Cells logic option assignments to the specified input pin and its fan-outs.

Parent topic: List of Messages

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.