List of Messages |
CAUSE: You assigned the Decrease Input Delay to Internal Cells logic option to the input or bidirectional pin that drives the specified destination logic cell. However, the destination logic cell is a global destination and does not have access to the delay chain.
ACTION: Delete the Decrease Input Delay to Internal Cells logic option assignment, or delete the Global Signal logic option assignment to the destination cell.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.