List of Messages |
CAUSE: The input clock frequencies of the specified LVDS fast PLLs are not the same.
ACTION: No action is required. To avoid receiving this message in the future, modify the design so that the input clock frequencies of the specified PLLs are the same, or turn off the Use Common PLLs for Rx and Tx option in the MegaWizard Plug-In Manager .
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.