| List of Messages | |
CAUSE: You specified a formal verification tool for the current project and compiled the design, but did not create design partitions for the top-level design entity. As a result, it will be treated as a black box in the Quartus Prime-generated Verilog design file for the formal verification tool.
ACTION: Create design partitions for the top-level design entity and then recompile the design.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.