List of Messages |
CAUSE: You turned on the Fast Output Register logic option for the specified node. However, there is no valid connection in which to pack an output pin and register. This condition can also arise if the connection between the register and output pin is global, because global connections cannot be absorbed by register packing.
ACTION: Remove the Fast Output Register logic option assignment on the node or remove any Global Signal logic option assignments between the register and output pin.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.