List of Messages |
CAUSE: You turned on the Fast Input Register logic option for the specified I/O cell. The specified node can also be a PLL compensated pin in source synchronous mode. However, the I/O cell has no fan-out from its combinational output port. The Fitter cannot honor the assignment because there is no register to pack in the I/O cell.
ACTION: Remove the Fast Input Register logic option assignment or PLL source synchronous mode assignment on the I/O cell.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.