List of Messages |
CAUSE: You assigned a delay chain logic option to the specified I/O cell and assigned the Fast Input Register logic option to either the I/O cell or the register fed by the I/O cell. The specified node can also be a PLL compensated pin in source synchronous mode. However, the Fitter could not apply the delay chain logic option to the I/O cell and pack the node and the I/O cell. As a result, the Fitter removed the delay chain option from the I/O cell.
ACTION: To avoid receiving this message in the future, remove the Fast Input Register option or delay chain option from the specified I/O cell.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.