List of Messages |
CAUSE: A register node packed with an I/O pin cannot use its clear and load signals simultaneously. This limitation applies to both synchronous and asynchronous signals.
ACTION: In the Assignment Editor, remove the Fast Input Register, Fast Output Register or Fast Output Enable register assignment applied to the node or I/O pin.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.