List of Messages |
CAUSE: You turned on the Fast Input Register logic option for the specified logic cell or pin. However, the pin is a DQ input, and the register is one of two DQ input capture registers for the DQ input pin. Packing one of the capture registers into the I/O cell reduces the timing margin below acceptable limits.
ACTION: Remove the Fast Input Register logic option assignment on the node.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.