List of Messages |
CAUSE: The specified PLL is a corner PLL and its specified input clock is driven by a center input pin. As a result, input clock delay will not be fully compensated by the PLL.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.