List of Messages |
CAUSE: The specified PLL in source-synchronous mode is set to compensate multiple input pins across different sides. These inputs may not be compensated properly.
ACTION: Using the PLL compensation assignment, flag the input pins that should be compensated by the specified source-synchronous PLL and add placement constraint for these input pins so that they are placed on the same side of the device.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.