List of Messages |
CAUSE: The Fitter is reporting that the input clock frequency for the specified PLL differs from the input clock frequency of the other specified fast PLL.
ACTION: No action is required. If you want to merge these PLLs, modify the design so that both PLLs use the same input clock frequency.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.