List of Messages |
CAUSE: The Fitter tried to merge the specified fast PLLs that contain the specified number of unique LVDS counters driving SCLK ports. However, the Fitter cannot merge the fast PLLs because only the specified number of LVDS counters driving SCLK ports are available in a single fast PLL. LVDS counters are defined as PLL taps which can drive SCLK ports.
ACTION: Modify the design so that the fast PLLs contain the same number of LVDS counters driving SCLK ports.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.