List of Messages |
CAUSE: The Fitter tried to merge the specified PLLs that contain the specified number of unique counters driving the specified number of external clock output pins. However, the Fitter cannot merge the PLLs because only a single PLL counter can drive external clock connections.
ACTION: Modify the design so that only a single different value PLL counter drives external clock output pins.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.