List of Messages |
CAUSE: The maximum and minimum clock frequencies (in MHz) for each Delay-Locked Loop (DLL) mode was not converted and stored as minimum and maximum clock periods (in ps) respectively due to the targeted device timing info was not found.
ACTION: No action is required.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.