List of Messages
Parent topic: List of Messages

ID:16225 One or more registers failed to be packed into a DSP bank due to control signal mismatch

CAUSE: Control signal mismatches among a common register bank prevented some registers from being packed inside a DSP block.

ACTION: Check for control signal mismatches among registers that were not packed into DSP blocks.

Parent topic: List of Messages

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.