List of Messages |
CAUSE: The Fitter tried to merge the specified fast PLLs. However, the fast PLLs drive dedicated SERDES transmitters or receivers with more than two different clock signals. All dedicated SERDES transmitters or receivers driven by a fast PLL can have at most two differing clock signals. As a result, the Fitter could not merge the fast PLLs.
ACTION: Modify the design so that only two different clock signals of the dedicated SERDES transmitters or receivers are driven by the fast PLLs.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.