List of Messages |
CAUSE: All the outputs of the specified SERDES receiver should be synchronized to the core clock. Only some of the outputs of the specified SERDES receiver are synchronized to the core clock. As a result, the SERDES to core data transfer timing in the design may be affected.
ACTION: No action is required. To avoid receiving this message in the future, Altera recommends modifying the design so that all outputs of the SERDES receiver are synchronized to the core clock.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.