List of Messages |
CAUSE: You made a pin location assignment on the CK and CKn pins at the same row or column as the DQ pins, but this placing may result in failure to constrain the DDIO Input nodes due to clock limits.
ACTION: You can remove the pin location assignments or change the pin location assignments to avoid this warning in the future.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.