List of Messages |
CAUSE: The specified pin is unable to meet the timing constraints because it is a PLL compensated pin and the PLL is in source synchronous mode or ZDB mode. However, it is in conflict with the setup/hold requirements on the I/O. The given I/O timing constraints will not be met.
ACTION: Check your design and make sure that your setup/hold requirements are compatible with the PLL configuration.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.