List of Messages |
CAUSE: The specified PLL in the design is not connected to a reference clock, or does not drive out to any clocks.
ACTION: Ensure that the PLL has a valid reference clock input and is driving valid outputs.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.