List of Messages |
CAUSE: The Fitter detected DDIO_low registers in unexpected configurations. The Fitter may not be able to route these connections in the best way for DDIO timing.
ACTION: To obtain better DDIO timing, lock the DDIO cells to I/Os and adjoining Logic Array Blocks (LABs).
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.