List of Messages |
CAUSE: There are too many output or bi-directional I/O pins with single-ended I/O standards sharing the specified bank with output I/O pins using dedicated a LVDS, RSDS, or min-LVDS I/O standard. Such a condition may result in excessive output jitter on the differential outputs in a situation where all the single-ended outputs are switching simultaneously. Refer to the pad placement and DC guidelines section in the specified device I/O features chapter of the specified device handbook for details on this condition.
ACTION: Delete or change the location assignment, or change the I/O standard assignment.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.