List of Messages |
CAUSE: You assigned the Input Delay from Pin to Internal Cells logic option to the specified input or bidirectional pin, which fans out to a PLL. The Fitter ignored this assignment because pins that feed a phase-locked loop (PLL) cannot support the Input Delay from Pin to Internal Cells logic option.
ACTION: Delete the Input Delay from Pin to Internal Cells logic option assignment to the pin.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.