| List of Messages | |
CAUSE: The DQS I/O pin on the double data rate (DDR) controller within the design has a DQS Frequency that is not supported.
ACTION: Modify the DQS Frequency so that the DQS I/O node is in the range of the supported frequencies.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.