List of Messages |
CAUSE: The specified pin for clocking write data is not placed on a DQS-capable pin in the group of DQ pins associated with the read clock pin. The requirement on the memory interface needed for using macro timing parameters in the ALTMEMPHY timing analysis has been violated.
ACTION: Change the design so that the pin for clocking write data is placed on a DQS-capable pin in the group of DQ pins associated with the read clock pin.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.