| List of Messages | |
CAUSE: The jitter or uncertainty values used in the ALTMEMPHY timing analysis for the memory interface depend on a specific circuit topology.
ACTION: To obtain accurate jitter or uncertainty values, you must change the design so that the PLL has the correct compensation mode setting.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.