List of Messages |
CAUSE: The input clock frequencies specified for the specified PLL are too far apart for auto-switchover feature to work properly. The frequency difference between the two input clocks should be within 20% to guarantee that the PLL can detect a clock loss and switch over to the other input clock.
ACTION: Modify the design to make sure that the input clock frequencies of the specified PLL are within 20% of each other.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.