List of Messages |
CAUSE: The specified PLL is in Source Synchronous mode and its compensated output clock is not feeding an I/O input register. As a result, the output will not be fully compensated.
ACTION: Connect the output clock to an I/O input register that should be compensated. Alternatively, set the PLL to No Compensation mode instead if you do not want compensation.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.