List of Messages |
CAUSE: The specified PLL is not using input clock switchover, but the clkswitch port is connected.
ACTION: Disconnect the clkswitch port or enable input clock switchover.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.