List of Messages |
CAUSE: The specified PLL has the specified output clock port unconnected, but the corresponding multiply_by and divide_by parameters are specified.
ACTION: Do not specify the multiply_by and divide_by parameters for this port, or connect the specified clock output.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.