List of Messages |
CAUSE: The specified PLL has the SWITCH_OVER_TYPE parameter set to MANUAL, but the clkswitch port is not connected. As a result, the PLL will not switch between the input clocks and will only be fed by inclk0 port.
ACTION: If you want the PLL to not switch between the input clocks and fed only by inclk0 port, no action is required. Otherwise, connect the clkswitch port, or disconnect the unused inclk1 port.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.